

# REPORT DOCUMENTATION PAGE

Form Approved  
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. AGENCY USE ONLY (Leave blank)		2. REPORT DATE	3. REPORT TYPE AND DATES COVERED FINAL REPORT 15 Aug 93 - 14 Aug 95	
4. TITLE AND SUBTITLE (SBIR-Phase II) Novel BN-Al(X)Ga(1-X)N Based Heterostructure Field Effect Transistor Devices for High Temperature (350° C) Electronics Applications			5. FUNDING NUMBERS  3005/SS 65502F	
6. AUTHOR(S)  Dr Khan			AFOSR-TR-96  0064	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) APA Optics Inc 2950 NE 84th Lane Blaine, MN 55449-9998			10. SPONSORING/MONITORING AGENCY REPORT NUMBER  F49620-93-C-0059	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) AFOSR/NE 110 Duncan Avenue Suite B115 Bolling AFB DC 20332-0001			11. SUPPLEMENTARY NOTES	
12a. DISTRIBUTION/AVAILABILITY STATEMENT  APPROVED FOR PUBLIC RELEASE: DISTRIBUTION UNLIMITED			12b. DISTRIBUTION CODE	
13. ABSTRACT (Maximum 200 words)  This report summarizes the progress made on the BN-Al <sub>x</sub> Ga <sub>1-x</sub> N based Heterostructure Field Effect Transistor (HFET) development program under contract number F49620-93-C-0059. The goal of this program is to develop high temperature heterostructure insulating gate (HIG) FET devices for integrated circuits operating in harsh environments. In particular, the insulator materials proposed for the device structure included CVD BN/AlN.				
14. SUBJECT TERMS			15. NUMBER OF PAGES	
			16. PRICE CODE	
17. SECURITY CLASSIFICATION OF REPORT UNCLASSIFIED	18. SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19. SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED	20. LIMITATION OF ABSTRACT	

19960221 009

# DISCLAIMER NOTICE



**THIS DOCUMENT IS BEST  
QUALITY AVAILABLE. THE  
COPY FURNISHED TO DTIC  
CONTAINED A SIGNIFICANT  
NUMBER OF PAGES WHICH DO  
NOT REPRODUCE LEGIBLY.**

# **BN-Al<sub>x</sub>Ga<sub>1-x</sub>N Based Heterostructure Field Effect Transistor Devices for High Temperature (350 °C) Electronics Applications**

**FINAL TECHNICAL REPORT**

**SBIR PHASE - II CONTRACT NUMBER: F49620-93-C-0059**

**December 30, 1995**

## **SBIR RIGHTS NOTICE**

These SBIR data are furnished with SBIR rights. For a period of 2 years after acceptance of all items to be delivered under this contract, the Government agrees to use these data for Government purposes only, and they shall not be disclosed outside the Government( including disclosure for procurement purposes) during such period without permission from the contractor, except that, subject to the foregoing use and disclosure prohibitions, such data may be disclosed for use by support contractors. After the aforesaid 2-year period the Government has a royalty-free license to use, and to authorize others to use on its behalf, these data for Government purposes, but is relieved of all disclosure prohibitions and assumes no liability for unauthorized use of these data by third parties. This notice shall be affixed to any reproductions of these data, in whole or in part.

(END OF NOTICE)

**Sponsored by:**

**Air Force Office of Scientific Research**

**Bolling Air Force Base, DC**

**Submitted to:**

**Attn: Administrative Contracting Officer**

**Air Force Office of Scientific Research (AFOSR/PKA)**

**110 Duncan Avenue, Suite B 115**

**Bolling AFB, DC 20332-0001**

## Table of Contents

1.0	Executive Summary	3
2.0	Phase II Program Objectives and Goals	4
3.0	Phase II Accomplishments	6
4.0	Technical Details	6
4.1	HIGFET Structure Growth and Characterization	7
4.2	Short Gate Heterostructure Field Effect Transistors (HFETs)	12
4.3	HIGFET Using Si <sub>3</sub> N <sub>4</sub> as Insulator	18
4.4	High Temperature Evaluation of Short Gate HFETs	20
4.5	HIGFETs Using BN as Insulator	24
4.6	Enhancement Mode HFETs and a Logic Inverter Based on AlGaN/GaN	27
4.7	Characterization of HFETs Under Optical Illumination	31
4.8	High Current HFET for Power Amplification	33
5.0	Conclusions	36

## 1.0 Executive Summary

This report summarizes the progress made on the BN-Al<sub>x</sub>Ga<sub>1-x</sub>N based Heterostructure Field Effect Transistor (HFET) development program under contract number F49620-93-C-0059. The goal of this program is to develop high temperature heterostructure insulating gate (HIG) FET devices for integrated circuits operating in harsh environments. In particular, the insulator materials proposed for the device structure included CVD BN/AlN.

While the HIGFET processed with the MIS structures employing BN/AlN and Si<sub>3</sub>N<sub>4</sub> as the insulators yielded low transconductances, tremendous progresses have been made on the optimization of AlGa<sub>x</sub>N/GaN based FET structure growth and the following device processing. These are highlighted by the operation of AlGa<sub>x</sub>N/GaN based heterostructure FETs (HFETs) at 300 °C. The same device also exhibited a cutoff frequency( $f_T$ ) and maximum frequency of oscillation ( $f_{max}$ ) of 22 GHz and 70 GHz at room temperature with a reasonable DC transconductance (23 mS/mm).

The understanding in the effect of the layer structure design on the operation of HFETs further led to the fabrication of first enhancement mode HFET based on AlGa<sub>x</sub>N/GaN. Using a depletion and an enhancement mode HFET, we have demonstrated an inverter circuit which in itself is the build block for various applications. As can be seen in the sections that follow, the results from this work have pointed out the direction in which high transconductance HFETs with high current carrying capability can be realized.

## 2.0 Phase II Program Objectives and Goals

The goal of our program is to build GaN FET based integrated circuits such as operational amplifiers, inverters etc. for high temperature (350 °C) applications. In the Phase I program we demonstrated BN-GaN- $\text{Al}_x\text{Ga}_{1-x}\text{N}$  heterostructures and established their technical feasibility for a HIGFET (MISFET) device. We have also demonstrated high performance large area MESFETs based on GaN. Tungsten was shown to be a suitable metal for use in high temperature GaN based FETs. As an Ohmic metal it has the capability to withstand 350 °C operation. In Phase II we will fabricate and optimize short gate (0.5-2 micron) HIGFET (MISFET) devices and measure their high frequency performance under elevated temperatures (350 °C). These packaged devices will then be connected in a discrete fashion to fabricate high temperature GaN based ICs. The following is a list of specific program objectives:

- (1) Deposit BN-GaN- $\text{Al}_x\text{Ga}_{1-x}\text{N}$  MISFET (HIGFET) structures over basal plane sapphire substrates using low pressure MOCVD. The targeted channel carrier density is around  $1 \times 10^{17} \text{ cm}^{-3}$ . For these epilayer (MISFET) structures both the channel thickness and the top insulator thickness is to be optimized. An insulating  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  buffer layer is to be incorporated in all the structures.
- (2) Characterize the MESFET epilayer structures to establish their conformance to designs. CV profiling is to be used to measure carrier density in the channel. Sputter Auger is to be used for verifying channel and insulator thicknesses. Hall measurements are to be used to establish carrier mobilities in the channel.
- (3) Layout a mask for short gate (0.5-2 micron) BN-AlGa<sub>1-x</sub>N-GaN MISFETs that is usable with cascade probes thereby enabling high frequency on-wafer device characterization. The mask set is to contain transistors with different gate lengths and widths. Several other test patterns for contact resistivity and Hall measurements to also be included on the mask set.

- (4) Fabricate BN-AlN-GaN MISFET devices using the processing sequence as outlined in the Technical Approach section. The processing sequence consists of MESA isolation, source drain contact definition/metallizations and gate fabrication.
- (5) Characterize DC and high frequency performance of fabricated MISFET devices. Characterization to include measurements of  $f_t$  and  $f_{max}$ . Transconductance, specific resistances and barrier heights to also be measured. The characterization to be performed as a function of temperature up to 350 °C. This will be on-wafer characterization using high frequency probes. Part of the measurements will be carried out at AFWAL in collaboration with Dr. Chris Itos' group.
- (6) Using the characterization data estimate the values of parameters needed to model device and drain current as a function of temperature. Use the models to further improve device designs and also to estimate performance of discrete and monolithic ICs based on GaN MISFETs.
- (7) Package the fabricated MISFET devices for test market evaluation at other test facilities. The package development to conform with 350 °C operation.
- (8) Evaluate feasibility of a simple op-amp and inverter circuit design. The op-amp to use a BN-AlN-GaN MISFET structure as a building block. The op-amp design to be analyzed as a function of operating temperature based on the device modeling.
- (9) Fabricate some discrete IC circuits (such as op-amps) based on the MISFET devices resulting from the program. The objective will be to establish technical feasibility of future monolithic IC development efforts. No optimization will be attempted in Phase II.

### 3.0 Phase II Accomplishments

- (1) Optimization of high quality AlGaIn/GaN HFET structures using TEAl and TMAA as the aluminum source. These HFET structures exhibited 2DEG mobilities as high as 1600 and 5000  $\text{cm}^2/\text{V-s}$  at 300 K and 150 K.
- (2) Fabrication of short gate HFETs based on AlGaIn/GaN. These devices were measured a dc transconductance of 23 mS/mm and showed microwave performance at  $f_t$  and  $f_{\text{max}}$  of 22 and 70 GHz.
- (3) Growth, fabrication, and characterization of HIGFETs using  $\text{Si}_3\text{N}_4$  as the gate insulator.
- (4) Growth, fabrication and characterization of HIGFETs using BN as the Gate insulator.
- (5) Demonstration of 300 °C operation of HFETs based on AlGaIn/GaN with Schottky type gate.
- (6) Demonstration of enhancement mode HFET and a direct coupled logic inverter employing both enhancement and depletion mode HFET.
- (7) Investigation of HFETs under optical illumination. The data elucidated the importance of selective channel doping in further improvement of the HFETs.
- (8) Growth, fabrication, and characterization of doped channel HFET structure and devices. The initial device results showed a dramatic improvement in the transconductance and current carrying capability, reaching  $G_m$  of 50 mS/mm and saturated current density of 1 A/mm.


### 4.0 Technical Details

The following sections (4.1 through 4.8) describe the technical details in our development of the BN-AlGaIn/GaN Based FETs to be used in high temperature applications.



## 4.1 HIGFET Structure Growth and Characterization

A basic structure shared by all the FETs developed during the course of this program is a simple  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  heterostructure as shown in figure 4.1-1. As seen this structure consists of an insulating (i)-GaN as the isolation buffer upon which the active devices are built. An n-GaN is then deposited followed by an  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  (200-300 Å). We have established repeatable procedures to deposit the i-GaN in a separate program. These procedures are applied and refined as necessary. In the early development stage, the importance of the n-GaN channel layer was not realized. This layer was frequently grown unintentionally doped (without concentration control) or simply omitted. The reduced  $\text{AlGaN}/\text{i-GaN}$  structure still showed high mobility two-dimensional electron gas (2DEG) at the hetero-interface albeit a lower sheet charge density. For the top  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  layer, the x value was 0.1 for most of the structures. The alloy was unintentionally n-type with carrier concentration around  $5 \times 10^{17} \text{ cm}^{-3}$ .




*Figure 4.1-1 Basic AlGaIn/GaN Heterostructure used in the FET construction.*

For all the deposition described in this report, we used low pressure MOCVD technique. The growth system has been described in detail in our several past publications (e.g. Khan et. al., Appl. Phys. Lett., Vol. 58, 526(1991)). Ammonia (NH<sub>3</sub>) was used as the N source and triethylgallium (TEGa) as the Ga source. For the Al source, we have traditionally used triethylaluminum (TEAl). We had observed 2DEG at the AlGa<sub>N</sub>/Ga<sub>N</sub> interface grown using TEAl as the Al precursor (Khan et. al., Appl. Phys. Lett., Vol. 58, 2408(1991)) with a low temperature (150K) electron mobility of 1600 cm<sup>2</sup>/V-s. There were indications from these past work that the oxygen level in the TEAl grown AlGa<sub>N</sub> degraded the interface quality hence the electron mobility in our heterojunctions. To study this and to improve the heterostructure quality for HFET fabrication, we designed experiments in which trimethylamine-alane (TMAA) was used as the Al precursor. There are several reasons why this compound was chosen. In the past, Abernathy et al (Appl. Phys. Lett., Vol. 56, 2654(1990), J. Cryst. Growth, Vol. 107, 982(1991)) have successfully used TMAA for the deposition of very high quality AlGaAs layers and device structures in metalorganic molecular beam epitaxy (MOMBE). Roberts et al (J. Cryst. Growth, Vol. 104, 857(1990)) and Hobson et al (Appl. Phys. Lett., Vol. 58, 77(1991)) have also used TMAA in the metalorganic vapor phase epitaxy (MOVPE) of AlGaAs. The high quality of Al<sub>x</sub>Ga<sub>1-x</sub>As layers obtained using TMAA was attributed to a more complete decomposition of TMAA relative to trimethyl- or triethyl- aluminum during growth. The absence of Al-C bonds and the abundance of H-radicals (J. S. Foord, A. J. Murrell, D. O'Hare, N. K. Singh, A. T. S. Wee, and T. J. Whitaker, Chemitronics, Vol. 4, 262(1989)) in its decomposition is expected to lead to the reduction of carbon and oxygen impurity incorporation.

All the layers for the structure, shown in the Figure 4.1-1, were deposited at 76 Torr and 1000 °C. For the Ga<sub>N</sub> layer, 1.8 μmole/min of triethylgallium (TEGa) and 1.25 L/min of ammonia flow were used. For the Al<sub>0.1</sub>Ga<sub>0.9</sub>N layer, the TEGa and TMAA fluxes were 1.3 and 1.2 μmoles/min, respectively. These growth conditions are similar to those used in our previous work. Under such conditions, the typical carrier concentrations and Hall mobilities are 1x10<sup>17</sup> cm<sup>-3</sup> and 450 cm<sup>2</sup>/Vs and 5x10<sup>17</sup> cm<sup>-3</sup> and 200 cm<sup>2</sup>/Vs for the n-Ga<sub>N</sub> and Al<sub>0.1</sub>Ga<sub>0.9</sub>N layers, respectively. The use of TMAA did not result in noticeable deposit in the inlet of the reactor. At higher TMAA fluxes,


however, observable deposit accumulates in the inlet of the reactor. This is accompanied by a nonlinear dependence of the solid phase Al composition with respect to the gas phase Al/(Al+Ga) ratios as shown in figure 4.1-2.



*Figure 4.1-2 The Al composition in the solid versus that in the gas phase in LP-MOCVD using TMAAl as the Al precursor.*

The heterostructures were then characterized for their electron mobilities as a function of temperature from room temperature to 80 K. The results of the Hall mobility measurements are plotted in Figure 4.1-3 (discrete points) along with those for a 4  $\mu\text{m}$  thick n-GaN epilayer deposited over sapphire under conditions identical to those used for the growth of the GaN layer in the heterostructure. As seen, the mobility for the single GaN layer increases from 450  $\text{cm}^2/\text{Vs}$  at room temperature to 1200  $\text{cm}^2/\text{Vs}$  at 150 K. It then decreases for lower temperatures due to


ionized impurity scattering. On the other hand, the electron mobilities of the heterojunction increases to a value of  $5000 \text{ cm}^2/\text{Vs}$  at 150 K and remains essentially constant for temperatures down to 80 K. We associate this enhanced electron mobility to the presence of 2DEG at the heterointerfaces. The 2DEG mobility enhancement is caused by a much higher volume electron concentration (compared to the bulk GaN), which results in a larger Fermi energy and a more effective screening.



*Figure 4.1-3 Electron mobility as a function of temperature for AlGaIn/GaN material system.  
The symbols show our experimental data for 2D (square) and 3D (diamond) electron gases  
The solid lines are from calculation.*

A secondary ion mass spectrometry (SIMS) analysis of the AlGaIn layers of our heterostructures and the AlN layers grown using TMAA and TEAl showed the carbon and oxygen levels to be nearly identical for the two precursors. However, the photoluminescence (PL) of the AlGaIn layer (in heterostructures with the AlGaIn grown on GaN) grown using TMAA was superior to that

grown using TEAl. In Figure 4.1-4 we include the PL spectrum for an AlGaN/GaN heterostructure grown using TMAA. A pulsed excimer laser operating at 193 nm was used to excite the PL. Two strong emission peaks at 330 nm and 365 nm are clearly seen. These strong PL signals indicate good quality of the individual AlGaN and GaN layers in combination with an AlGaN/GaN interface relatively free from traps that are often the result of interface defects. We attribute the increase in the 2DEG mobility to this improvement in the interface quality of the AlGaN/GaN using TMAA.



*Figure 4.1-4 Photoluminescence spectrum of an AlGaN/GaN heterostructure under 193 nm excimer laser excitation.*

The most important scattering mechanisms in GaN are optical polar scattering, ionized impurity scattering, and piezoelectric scattering. The mobility limited by the polar optical phonons was calculated using equations derived by Gelmont et al (J. Appl. Phys., Vol. 77, 657 (1995)) and the results are valid when the optical polar phonon energy (91.2 meV in GaN) is larger than the thermal energy. The piezoelectric scattering and ionized impurity scattering were calculated using a new approach developed by Shur and co-workers (unpublished). This approach allows us to account for ionized impurity scattering and piezoelectric scattering for an arbitrary degree of degeneracy. (A large electron concentration in the 2DEG leads to the electron degeneracy at

cryogenic temperatures whereas at room temperature the 2DEG is not degenerate.) Figure 4.1-3 shows the temperature dependence of the electron Hall mobility in GaN for the 2DEG and bulk GaN. Solid lines and open dots show the calculated dependencies and our experimental data, respectively. For the bulk calculation, we used  $n=2 \times 10^{16} \text{ cm}^{-3}$ ,  $N_T=2 \times 10^{17} \text{ cm}^{-3}$  and for the 2DEG calculation,  $n=5 \times 10^{17} \text{ cm}^{-3}$ ,  $N_T=6.5 \times 10^{16} \text{ cm}^{-3}$ , where  $n$  is the free electron concentration and  $N_T$  is the concentration of ionized impurities. The results of the calculation are in good agreement with our experimental data for the 2DEG. For the bulk GaN, the theory overestimates the electron mobility at elevated temperatures where the polar optical phonon scattering should be the dominant scattering mechanism. The most likely reason for this disagreement is our neglect of the temperature dependencies of the electron concentration and of compensation ratio. However, the agreement with experimental data clearly illustrates the mobility enhancement in the 2DEG.

## 4.2 Short Gate Heterostructure Field Effect Transistors (HFETs)

In the section 4.1, we described our effort in the growth and characterization of high electron mobility AlGaIn/GaN heterostructures. To further confirm that these structures are suitable for the following insulating gate FET fabrication, we have processed part of the samples described in the section 4.1 into short gate HFETs before an insulator material is deposited. These short gated HFETs have attained state-of-the-art microwave performance and the result is described in this section.

The processing steps for these short gate HFETs are shown in figure 4.2-1. The source (S) and drain (D) were patterned first employing conventional UV photolithography, (a) and (b). Either Ti/Au bilayer or W single layer were used for the S-D Ohmic contacts, (c). The Ohmic contacts were annealed at 800 °C (1100 °C for W) for 2 min. The wafer was then patterned again for the isolation level followed by H<sup>+</sup> ion implantation. This gave electrical isolation from device to device (mesa to mesa). The gate level was written by electron beam lithography, (d). The nominal gate lengths were 0.2-0.25 μm. A final metalization and lift-off completed the HFET as shown in figure 4.2-2.




Figure 4.2-1 Processing steps for the short gate HFETs.




Figure 4.2-2 Short gate HFET device layout.

Typical measured S-D current-voltage (I-V) characteristics and the transconductance as a function of gate biases are shown in figure 4.2-3 (a) and (b) for a device with gate length and width of  $0.25\text{ }\mu\text{m}$  and  $150\text{ }\mu\text{m}$ , respectively. It is seen that the device has a respectable maximum transconductance ( $G_m$ ) of  $26\text{ mS/mm}$  and a maximum current density of  $60\text{ mA/mm}$ . The device conductance at low drain biases is only weakly dependent on the gate bias for a wide range of values. This implies large source and drain series resistances,  $R_s$  and  $R_d$ , which we estimate to be  $30\text{ }\Omega\text{-mm}$  from the source-drain I-V characteristics. We also observe a nonlinearity in the drain I-V curves indicating a non-Ohmic behavior for low drain biases. The device characteristic curves were analyzed using the universal HFET model (which was modified in order to account more accurately for very large series resistance) (Lee et al, in "Semiconductor Device Modeling for VLSI", Prentice Hall, 1993, p450). The fitting of the model to experimental data yielded  $R_s = R_d = 28\text{ }\Omega\text{-mm}$  width which was in good agreement with the simple estimate made above. The model also shows the maximum current in our device to be limited to approximately  $60\text{ mA/mm}$  gate width. This limitation may be caused either by defect states at or near the AlGaN/GaN interface or by the properties of the non-ideal source and drain contacts.




Figure 4.2-3 (a) Source to drain I-V characteristics of short gate HFETs.






Figure 4.2.3(b) transconductance as a function of gate biases.

In Figure 4.2-4 we plot the measured gate current-voltage characteristics. As seen the turn-on voltage for the gate leakage current is around 3.5 V, characteristics of the high Schottky barrier formed between a suitable metal and a wide gap semiconductor. This makes possible the design of normally-off devices with positive gate swing for applications in digital integrated circuits operating at elevated temperature.




Figure 4.2-4 Gate to source I-V characteristics.

From the estimated values of the source resistance for our device, the maximum device transconductance ( $g_{\max}$ ) must be smaller than or equal to  $1/R_s = 33 \text{ mS/mm}$ . This number is in a good agreement with the maximum measured transconductance of  $27 \text{ mS/mm}$  (at room temperature). Hence, we conclude the extrinsic transconductance for our  $0.25 \text{ }\mu\text{m}$  gate device to be limited by the series resistance. Also from Figure 2(b), the maximum measured transconductance corresponds to the extrinsic gate-to-source bias  $V_{gs} = -0.5 \text{ V}$ . The threshold voltage,  $V_T$ , is approximately equal to  $-2 \text{ V}$ . The drain saturation current ( $I_{\text{sat}}$ ) at  $V_{gs} = -0.5 \text{ V}$  is roughly  $4 \text{ mA}$  ( $= 27 \text{ mA/mm}$ ). Such a current leads to the voltage drop of  $0.75 \text{ V}$  across the series resistance. Hence, the intrinsic gate-source voltage swing,  $V_{GT} = V_{gs} - V_T - I_{\text{sat}}R_s = -0.5 + 2 - 0.75 = 0.75 \text{ V}$ . Using this we estimate the concentration of the two dimensional electron gas,  $n_s$ , at the source as:

$$n_s = (\epsilon V_{GT})/q(d_i + \Delta d) = 1.24 \times 10^{16} \text{ m}^{-2} \quad \text{Eq. (1).}$$

Here  $q$  is the electronic charge,  $\epsilon$  and  $d_i$  are the dielectric permittivity and thickness of the AlGaIn layer, and  $\Delta d$  is the effective thickness of the two dimensional electron gas which we estimate to be approximately  $50 \text{ \AA}$ . At  $V_{GT} = 0.75 \text{ V}$ , the effective electron velocity  $v_{\text{eff}}$  at the source end of the device is given by:

$$v_{\text{eff}} = I_{ds}/qn_s W = 13,500 \text{ (m/s)} \quad \text{Eq. (2).}$$

Since electron velocity increases from the source to drain the above value of  $v_{\text{eff}}$  translates to a minimum cutoff frequency  $f_T$  of:

$$f_T = v_{\text{eff}}/2\pi L = 12000/(2\pi \times 2.5 \times 10^{-7}) = 8.5 \text{ (GHz)} \quad \text{Eq. (3).}$$

In Figure 4.2-5(a) we plot the measured values of the current gain as a function of frequency for our  $0.25 \text{ }\mu\text{m}$  gate length HFET device. As seen the measured  $f_T$  value reaches  $11 \text{ GHz}$  (using  $6 \text{ dB/octave}$  rolloff), in good agreement with our earlier estimation. From the data of Figure 4.2-5(b), describing the measured gain versus frequency, we also estimate a value of  $35 \text{ GHz}$  for the

maximum oscillation frequency for our device. The relatively high value of  $f_{\max}$  is explained by a very low parasitic output conductance in the saturation regime (see Figure 4.2-3(a)). Also this  $f_{\max}$  value compares favorably with that of 10 GHz reported by Palmour et al (Proceedings of 2nd Int. Semicond. Dev. Res. Symp., Charlottesville, VA, 1993, pp. 695) for a 0.7  $\mu\text{m}$  gate length 6H-SiC MESFET device.





Figure 4.2-5 Current (a) and Power (b) gains as functions of frequency.

### 4.3 HIGFET Using $\text{Si}_3\text{N}_4$ as Insulator

In line with our phase II proposal to make heterostructure insulating gate FETs (HIGFET) for high temperature applications, we have attempted to use  $\text{Si}_3\text{N}_4$  as the top (gate) insulator. The result of this study is described in this section.

Figure 4.3-1 is a structural representation of the HIGFET device. The device consists of a 500 Å thick silicon nitride ( $\text{Si}_3\text{N}_4$ ) insulator grown on a 3000 Å of n-GaN which was deposited on a 3 μm insulating layer of GaN. The  $\text{Si}_3\text{N}_4$  was epitaxially grown in the same LP-MOCVD system by switching in  $\text{Si}_2\text{H}_6$  and  $\text{NH}_3$ . This thermal CVD insulator was grown at the same temperature as that used for the underlying structure (1000 °C). The resulting film is optically transparent and morphologically smooth free from cracks.

Shown in figure 4.3-2 is the extracted data from capacitance-voltage (C-V) measurement. The C-V meter operated at 1 MHz. As seen the zero volt depletion is at 1900 Å which places it in the n-GaN conducting channel. As the depletion bias is increased the channel begins to deplete until the depletion depth reaches the insulating GaN material at which point rapid expansion of the depletion depth is observed. The rapid expansion of the depletion depth occurs at a reverse bias of -5 V. Based on the C-V results, this structure was processed into a HIGFET.



*Figure 4.3-1. HIGFET structure based on GaN.*




Figure 4.3-2. Depletion depth vs. voltage for HIGFET structure.

The processing of HIGFET is similar to the HFET processing steps shown in the figure 4.2-1 of section 4.2. Additional steps are added before the first Ohmic metal deposition to open windows through the  $\text{Si}_3\text{N}_4$  insulator. Reactive ion etch (RIE) was used for this purpose. Conventional UV photolithography was used for the processing. Therefore the devices had some what larger dimension with a 4  $\mu\text{m}$  gate length fitted into 10  $\mu\text{m}$  S-D spacing.

The HIGFET devices were evaluated using a Tektronix curve tracer. Figure 4.3-3 shows the characteristics I-V curves which were measured for this device. Three curves are shown which correspond to gate voltages of +10, 0 and -2 volts. The measured transconductance for this device was 0.1 mS/mm. This value is much smaller than the 30 mS/mm we measured for a similar MESFET device. We feel the reduction in transconductance for this HIGFET device results from the thick insulator we deposited, 500 Å. Since the insulator is thick, a large percentage of the potential applied at the gate electrode is consumed across the insulator. This leaves a small amount of applied bias available for channel depletion.




Figure 4.3-3.  $I$ - $V$  characteristics of the HIGFET using  $Si_3N_4$  as the insulator on GaN.

#### 4.4 High Temperature Evaluation of Short Gate HFETs

Since the final goal of this program is to develop high temperature HIGFETs. It is relevant to evaluate the high temperature performance of HFETs in order to understand the issues that affect the high temperature operation of FETs. In this section we describe our results from such investigation.

Similar short gate devices were also processed and tested at elevated temperature. In these latter devices, the top AlGaIn layer was  $300 \text{ \AA}$  instead of  $250 \text{ \AA}$  used in the devices described above. The devices showed similar DC characteristics at room temperature as those described above with  $G_m$  of  $23 \text{ mS/mm}$  and  $R_s=R_d=24 \text{ } \Omega\text{-mm}$ . Figure 4.4-1 shows the DC  $I$ - $V$  characteristics at  $25^\circ\text{C}$ ,  $200^\circ\text{C}$ , and  $300^\circ\text{C}$ , respectively. In addition to the expected decrease in the device transconductance with increasing temperature, there is also a sharp increase in the shunt conductance at  $300^\circ\text{C}$ . This conductance at elevated temperature is thermally activated with an activation energy of  $0.505 \text{ eV}$  as can be extracted from figure 4.4-2. The shunt conductance is

practically independent of the gate bias. This is consistent with that the conduction is caused by the thermal activation of deep traps with a very large concentration.




Figure 4.4-1. DC I-V characteristics of short gate HFETs at 25 °C, 200 °C, and 300 °C.




Figure 4.4-2. Shunt resistance as a function of  $1/T$ .




Figure 4.4-3. Transconductance versus gate bias at 25 °C, 200 °C, and 300 °C.

Transconductance versus gate bias is plotted in figure 4.4-3 for temperature at 25 °C, 200 °C, and 300 °C under  $V_{SD}$  of 10 V. Here we observe a positive threshold voltage  $V_T$  with temperature, which is that also observed in AlGaAs/GaAs HFETs and MESFETs (e.g. M. Shur, in “GaAs Device and Circuits”, Plenum, New York, 1987). we also notice the double peak in the 200 °C data, which may be the consequence of the electron quasi-Fermi level crossing over trap levels.

These device also demonstrated microwave performance at elevated temperature as shown in figure 4.4-4. The  $f_T$  and  $f_{max}$ , though decreasing with increasing temperature, retained respectable values of 5 GHz and 4 GHz, respectively, even at 300 °C. It must be pointed out that at 300 °C, the transistor characteristics is highly non-ideal and this temperature is also the very limit of our experiment setup. The  $f_T$  and  $f_{max}$  for these devices reached 22 GHz and 70 GHz respectively at room temperature.

In AlGaAs/GaAs HFETs, the gate leakage current presents one of the most important limitations of the device performance at forward gate bias. In contrast, in our devices, the gate current remained small (below 3V) even at 300 °C and is practically linear with gate bias in a semi-



logarithmic plot, figure 4.4-5. The characteristic resistance,  $R_{gc}=dV_g/dI_g$  is close to  $1\text{ M}\Omega$  at temperature up to  $150\text{ }^\circ\text{C}$  and is temperature activated above  $200\text{ }^\circ\text{C}$  with an activation energy of  $0.88\text{ eV}$ . This, once again, shows an important role played by deep traps in the AlGaIn/GaN material system. Nevertheless, Our data from these short gate HFETs demonstrates the superiority of the AlGaIn/GaN material system for high temperature electronic devices and provides valuable information for the further improvement.




Figure 4.4-4.  $f_T$  and  $f_{max}$  as functions of temperature at  $V_{ds}=20V$  and  $V_{gs}=-0.8V$ .




Figure 4.4-5. Gate-channel resistance,  $R_{gc}$  vs.  $1/T$  at  $V_{ds}=6\text{ V}$ .

## 4.5 HIGFETs Using BN as Insulator

In the Phase I program, we concluded that BN can be deposited on GaN (and AlGaN). Our initial electrical evaluation also showed promise of this insulator to be incorporated in a high temperature electronic device. However, the compatibility of BN with microelectronics processing has yet to be attested. In this Phase II program we have addressed this issue by fabricating HIGFETs with BN as the top insulator layer.

The structure used in the fabrication is basically the same as those HFET structure developed in section 4.1 adding a top BN insulating layer, figure 4.5-1. The BN was deposited in the same LP-MOCVD system using atomic layer epitaxy (ALE). The details of ALE of BN have been summarized in our Phase I final report. Only a brief description follows here. After the completion of the HFET structure at 1000 °C, the ALE commenced with the injection of triethylboron (TEB). At the end of the 1-sec. TEB injection, the TEB was switched out to effect a 1-sec purging. After the purge, NH<sub>3</sub> was injected for 1 sec followed by another purge of 1 sec long, which complete a full ALE cycle. The ALE cycle was repeated for 50 times to accumulate approximately 50 Å thick BN.

<b>ALE-BN 50 Å</b>
<b>AlGaN 300 Å</b>
<b>i-GaN 0.7µm</b>
<b>SAPPHIRE</b>

*Figure 4.5-1. HIGFET structure with BN.*




Figure 4.5-2. C-V data of HIGFET structures with BN.

C-V data, obtained on a Hg-probe station, from two of the samples are plotted in figure 4.5-2. As seen that sample c196 had virtually no variation under varying bias. It could have been 0 V depleted or have a high concentration of interface states pinning the Fermi level. By scratching four contacts on such samples, Hall measurement can be performed. The measurement revealed a Hall mobility of  $784 \text{ cm}^2/\text{V-s}$  and  $1886 \text{ cm}^2/\text{V-s}$  for 300 K and 77K, respectively.

The processing steps in this context is the same as those used in the fabrication of the HIGFETs with  $\text{Si}_3\text{N}_4$ . One additional problem arose here, however. In some area the top BN layer started to peel off during the processing, due probably to the large mismatch in the lattice and thermal expansion coefficient between BN and the underlying AlGaN.

The source to drain I-V characteristics of a  $4 \mu\text{m}$  long and  $200 \mu\text{m}$  wide gate HIGFET is shown in figure 4.5-3. The gate biases were (from bottom to top) -10 V, 0 V, and 10 V. The curve family hardly separated with the scale shown, indicating a very small transconductance. In some area of the wafer, the gate-source I-V characteristics is Schottky like as shown in figure 4.5-4(a). This might indicate the area where the BN insulator has fallen off. There are areas on the wafer where the gate to source I-V exhibit high impedance with break down voltage better than 25 V.




Figure 4.5-3. S-D I-V characteristics of HIGFET with BN. The gate biases, from bottom to top, are  $-10\text{ V}$ ,  $0\text{ V}$ , and  $10\text{ V}$ .




Figure 4.5-4(a). G-S I-V characteristics of HIGFETs with BN in the area where the BN may have fallen.




Figure 4.5-4(b). G-S I-V characteristics of HIGFETs with BN in the area where the BN may still remain.

## 4.6 Enhancement Mode HFETs and a Logic Inverter Based on AlGaN/GaN

We have seen from the data presented in section 4.2 that a relatively high positive swing of the gate voltage is possible and also unique for the wide gap HFETs. In this section we describe our attempt to explore this phenomenon to achieve enhancement mode operation of HFETs based on AlGaN/GaN.

The layer structure is similar to those used in section 4.2 (figure 4.1-1). To ensure a normally off channel condition (0 V depleted), the top AlGaN layer thickness was reduced to 100 Å (compared to 300 Å used previously). HFETs with varying gate lengths, gate widths, and S-D spacings were fabricated following the steps depicted in the figure 4.2-1. One exception here is that the isolation was achieved by mesa etching using RIE. Ti/Al was used as the S and D Ohmic contacts with a RAT at 800 °C for 2 minutes. Ti/Au bilayer was used as the gate Schottky contact without annealing.

A typical S-D I-V characteristics is presented in figure 4.6-1 for a device with gate length  $L_g$  1  $\mu\text{m}$  and width  $W=150 \mu\text{m}$ . As shown, there is a complete pinch-off at 0 V gate bias (the threshold voltage is approximately 0.05 V). The positive gate swing reached 1.8 V without apparent gate leakage. The maximum transconductance for this device as shown is 23 mS/mm. This is the first time an HFET is shown to have a positive gate swing as high as 1.8 V.

Also note the nonlinear behavior of the S-D I-V at low VSD. This results from the non-Ohmic behavior the S and D contacts and can be overcome using better contact fabrication procedures. The device behavior can be explained by modeling the S-D contacts as diodes with a series resistance  $R_s$  and  $R_d$ , respectively. The device transconductance in the saturation region is affected by the high source series resistance,  $R_s$ . We roughly estimate  $R_s$  as follows. First, from the steepest slope of the I-V characteristics at the highest gate bias, we estimate  $(R_s+R_d+R_{ch})$  to be 1300  $\Omega$ . Here, the  $R_{ch}$  is the channel resistance and  $R_s \approx R_d$ . We estimate  $R_{ch} \approx L/(q\mu n_s W)$ , where  $L$  is the gate length,  $q$  is the electron charge,  $\mu$  is the low field mobility,  $n_s$  is the maximum sheet carrier density in the channel and  $W$  is the device width. Using our measured value of 500  $\text{cm}^2/\text{V-s}$  for  $\mu$  and  $n_s \approx I_{\text{max}}/(qV_{\text{sat}}W)$ , where  $I_{\text{max}}$  is the maximum saturated current and  $V_{\text{sat}}$  is the saturated electron drift velocity, approximately 105 m/s, we estimate  $R_{ch}$  to be 400  $\Omega$ . This yields  $R_s$  to be about 450  $\Omega$ . This value of  $R_s$  is larger than the measured value of  $1/g_m$  ( 290  $\Omega$ ). This implies the source series resistance  $R_s$  to be drain bias dependent and hence is further reduced at high drain-source voltages in the saturation regime. This is further verified by the gate voltage dependence of our  $g_m$  values.

Previously we have fabricated depletion mode HFETs (similar to those described in section 4.2 but with gate lengths from 1-5  $\mu\text{m}$ ). We include one of the S-D I-V in figure 4.6-2. As seen the device operates in depletion mode with a threshold voltage  $V_T \approx -0.4 \text{ V}$ . The availability of both the enhancement and depletion mode devices allows us to demonstrate, for the first time, an AlGaIn/GaN direct coupled field effect logic (DCFL) inverter, which utilizes an enhancement mode device as a switching transistor and a depletion mode device as a load (figure 4.6-3(a)). The input and output wave forms are shown in figure 4.6-3(b), which clearly shows the inverter action.




Figure 4.6-1 S-D I-V characteristics of enhancement mode HFET.




Figure 4.6-2 S-D I-V characteristics of depletion mode HFET.





Figure 4.6-3 (a) DCFL inverter based on AlGaN HFETs and (b) input and output waveforms.



## 4.7 Characterization HFETs Under Optical Illumination

In our routine characterization of HFETs fabricated so far in this program, we have noticed a consistent UV light sensitivity of these devices. A following investigate revealed more interesting results which pointed out the direction to improve the dc transconductance of our HFETs.

The device investigated in detail was a HFET with relatively low threshold voltage, which in general displayed higher optical sensitivity. Shown in figure 4.7-1(a) and (b) are the measured S-D I-V characteristics of a 1  $\mu\text{m}$  gate (150  $\mu\text{m}$  wide) HFET without and with UV illumination. The UV light source was a He-Cd laser (325 nm, 2 mW) projected onto the back side of the wafer. Without UV illumination, the device has low transconductance (3.4 mS/mm) accompanied by a low threshold voltage (about -0.6 V). As seen the dc transconductance was greatly enhanced under UV illumination, reaching 75 mS/mm. This was accompanied by a shift of the pinch-off voltage to -1.4V. Notice also UV illumination improved the S-D characteristics at low S-D bias where the non-Ohmic nature of the contacts showed up more prominently.

This result can be explained by an “optical doping” of the channel effected by the generation of electron-hole pairs. The non equilibrium electrons drop into the 2D electron well while the holes are trapped in the i-GaN layer. To appreciate the effect of channel optical doping, we computed the band diagram (in real space) near the surface of the HFET structure under threshold condition. The results are shown in figure 4.7-2 for dark (solid line) and under UV illumination (dashed line). Parameters used in the calculations are dielectric permittivity of AlGaN,  $\epsilon_s = 7.9 \times 10^{-11}$  F/m, Schottky barrier height,  $\Phi_b = 1.5$  eV, ionized donor density in AlGaN layer,  $N_d = 2 \times 10^{18} \text{ cm}^{-3}$ , AlGaN layer thickness  $x_n = 300$  Å, conduction band discontinuity  $\Delta E = 0.273$  eV, and the trapped charge under illumination,  $N_t = 4 \times 10^{11} \text{ cm}^{-2}$ . As seen a relatively modest trapped charge is sufficient for a considerable shift in the threshold voltage. This shift in the threshold is a manifestation of the increase in the mobile charge in the channel ( $n_s$ ). This leads directly to the dramatic improvement in the  $G_m$  under UV illumination. Since this optical doping affects the entire S-to-D conducting path, both the contact and series resistance are also reduced. One important implication of this finding is that the dc performance of the HFETs reported up to this

date is far from limited by the material parameters of the AlGaIn/GaN system. By selectively doping the HFET structure and improving the contact procedure, a two to three folders of improvement in the dc transconductance is possible.





Figure 4.7-1 Measured S-D I-V characteristics of HFET (a) in dark and (b) under 325 nm He-Cd laser illumination. Notice the dramatic enhancement in the transconductance and the shift of the threshold voltage.



*Figure 4.7-2. Calculated band diagram near the surface of a HFET structure illustrating the effect of optical doping.*

## 4.8 High Current HFET for Power Amplification

There are number of advantages in using AlGaIn/GaN HFET for power amplifications. As wide gap semiconductors, these include low thermal generation rate, high breakdown fields, and a large band off-set between AlN and GaN (estimated to be greater than 1 eV (Bykhovski et al, J. Appl. Phys., Vol. 77(4) 1616(1995)). However, the devices described in the forgoing sections have yet to realize such a potential. In this section, we shall describe our effort in increasing the current carrying capability of the HFET by intentional channel doping and by inserting an  $n^+$ -GaN contacting layer.

The first experiment involved a standard HFET structure (channel unintentionally doped only). The sample was taken to regrow 0.1  $\mu\text{m}$  thick highly doped  $n^+$ -GaN ( $5 \times 10^{18} \text{ cm}^{-3}$ ). The dopant used was disilane ( $\text{Si}_2\text{H}_6$ ). Ohmic contacts of Ti/Al bilayer were made after the regrowth. The contacts were annealed at 800 C for 2 minutes. Show in figure 4.8-1 is the I-V characteristics

across a 3  $\mu\text{m}$  gap with 200  $\mu\text{m}$  width. As seen it is free from the non-Ohmic characteristics at low voltage as normally seen in our previous HFET structures. The total series resistance is measured to be only 33  $\Omega$ , considerably smaller than obtainable before. We estimate the resistance across the gap material to be less than 10  $\Omega$ . The contact resistance under each pad of 200  $\mu\text{m}$  wide and 50  $\mu\text{m}$  long (width and length in accordance with normal FET nomenclature) is a low of 12  $\Omega$ . This data also shows that a saturated current density as high as 1 A/mm is achievable.

The effect of the channel doping on the dc transconductance was studied using a doped channel HFET structure (DCHFET). Referring to figure 4.1-1, in the latter structure, the channel n-GaN and the barrier AlGaN layers were intentionally doped with  $n=5\times 10^{17} \text{ cm}^{-3}$  and  $6\times 10^{18} \text{ cm}^{-3}$ , respectively. Hall measurement revealed an apparent sheet charge density of  $2.6\times 10^{13} \text{ cm}^{-2}$  with room and 77K temperature mobilities 560 and 1259  $\text{cm}^2/\text{V}\cdot\text{s}$ . The exact 2D sheet electron density may be less than this number depending on the conduction band offset available. Nonetheless, this order of magnitude is much higher than what achievable in AlGaAs/GaAs material system.

The fabrication is the same as that described earlier using UV photolithography. The finished HFETs had gate length from 1 through 5  $\mu\text{m}$  in 5  $\mu\text{m}$  and 7  $\mu\text{m}$  S-D spacings. The S-D current-voltage characteristics of an HFET with 1x100 gate length and width is shown in figure 4.8-2. The devices exhibited a maximum dc transconductance of 50 mS/mm with a source to drain series resistance approximately 150  $\Omega$ . This represents state of the art working HFET(good  $G_m$ ) with a saturated current density over 0.5 A/mm. The large output conductance is due to an unexpected condition variation during the i-GaN that often resulted in non-insulating material. Our experience has shown that it is necessary to refine the i-GaN growth condition from time to time in order to obtain nearly perfect insulating GaN layer. The mechanism behind this variation is still not fully understood. This data confirms our conclusion drawn based on our study of the HFET under optical illumination.




Figure 4.8-1. S-D I-V characteristics of an ungated HFET incorporating  $n^+$ -GaN contact layer.




Figure 4.8-2. S-D I-V characteristics of a doped channel HFET.

## 5.0 Conclusions

The undertaking of this Phase II program has led to the optimization of the AlGa<sub>N</sub> and Ga<sub>N</sub> materials and the relevant HFET structures. The availability of these high quality HFET structures has allowed us to refine the fabrication procedures unique to III-N wide gap semiconductor devices. The improvement in material growth and FET processing is reflected by the short gate HFETs with microwave performance at  $f_t$  and  $f_{max}$  of 22 GHz and 70 GHz, respectively. Our high temperature testing of these HFETs further concludes that a 300 °C operation is possible even with a Schottky type gate in AlGa<sub>N</sub>/Ga<sub>N</sub> based HFETs.

Encouraged and informed by the results from the HFETs, we have pursued vigorously in the growth and fabrication of HIGFETs structure and devices using both Si<sub>3</sub>N<sub>4</sub> and BN as the gate insulators. The HIGFETs tested so far all showed low transconductance (less than 1 mS/mm). The ALE BN film also showed weak adhesion to the substrate during processing. Further work is necessary to find a better insulator for HIGFETs.

We have also demonstrated the first enhancement mode HFET in AlGa<sub>N</sub>/Ga<sub>N</sub> by tailoring the HFET layer parameter design. Using an enhancement and a depletion mode HFET, we successfully implemented a direct coupled logic inverter based on AlGa<sub>N</sub>/Ga<sub>N</sub>. A carefully analysis our data bears out the conclusion that HFETs (similarly HIGFETs) with much higher transconductance and high current carrying capability are possible with selective channel and contact layer doping.